A finite impulse response (FIR) filter that implements a shifting coefficients architecture is provided. A shifting coefficients architecture can allow for the data samples being processed by the FIR filter by shifting the coefficients rather than the data. In one or more examples, the shifting coefficients architecture includes one or more delay tap lines that store data samples, and one or more shift registers that store coefficients. At every clock cycle, only the oldest data sample stored in the delay tap lines is updated with a new sample, while the other data samples remain static. Concurrently, each coefficient can be shifted by one register. Then each coefficient can be multiplied with a corresponding data sample, and the results can be aggregated to generate an FIR filter output.
View full patent on uspto.gov.
Patent Number: 10,410,700
Date Issued: September 10 2019